| |
| Overview |
Integrating an FPGAs into a system-level design has always proved challenging. Reaching closure on pin assignments that are optimized for both the FPGA and the PCB has classically meant multiple iterations between the FPGA designers, the schematic engineers, and the PCB layout team, using loosely-coupled tools and home-grown ‘solutions’. This problem has only gotten worse over the past several years thanks to the emergence of thousand-plus-pin FPGA’s. Throw a few of these into a system and you have an almost insurmountable design challenge that can seem impervious to convergence. 7Circuits can help you reach that convergence, and in a time frame that is impossible to achieve with other solutions.
Combining a built-in library of IO DRC aware intelligent FPGA component models, an easy to use GUI, and a PCB-like canvas, 7Circuits rules-based synthesis engine can create I/O pin assignments that are concurrently optimized for both the FPGA and the PCB. Using the default place and route choices from the FPGA vendor’s tools (which know nothing of the PCB), modifying pin-outs after the design has already passed through the PCB process, and/or deploying an assortment of in-house tools, is now a thing of the past.
|
|
|
|
Logical Constraints
